



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/671,785	09/29/2003	Atsushi Date	03500.017602.	7534
5514 7590 05/24/2007 FITZPATRICK CELLA HARPER & SCINTO 30 ROCKEFELLER PLAZA NEW YORK, NY 10112			EXAMINER HUISMAN, DAVID J	
			ART UNIT 2183	PAPER NUMBER
			MAIL DATE 05/24/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

2. Claims 1-4 and 7-9 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

3. The specification does not support the amended claims. The new claims would make it appear that every time control is switched off between CPUs, the CPU that previously controlled the CPU bus is reset. On the contrary, page six of the specification simply states that the External Bus Interface does not issue a right-to-use signal if CPU chip 103 is being reset.

There is no evidence whatsoever to support the wording of the claims.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-3 and 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Booker et al. (US Patent 6,347,294).

6. As per claim 1:

A processor system on a single semiconductor substrate, wherein the processor system is provided with a built-in processor (column 3, lines 33-38), a memory controller (column 4, lines 9-15; Figure 2, item 126), an external bus interface that can connect an external processor from outside of a single semiconductor substrate (column 3, lines 39-52), a processor bus which is connected with the built-in processor and the external bus interface (column 4, lines 32-36; Figure 2/3, item 152), and a connection unit that mutually connects, the memory controller and the processor bus (column 4, lines 24-39; column 4, lines 64-67; column 5, lines 1-8)

wherein the built-in processor and the external bus interface are responsive to respective enable signals (column 5, lines 57-67; column 6, lines 1-5; Figure 6),

and wherein one of the respective enable signals is asserted while the other one of the respective enable signals is deasserted, so that one of the built-in processor and the external bus interface corresponding to the asserted enable signal can be used exclusively (column 5, lines 57-67; column 6, lines 1-5; Figure 6).

Booker does not teach the enable lines being connected to reset lines where a processor and interface is reset when another processor and interface gain control of the processor bus. However, one of ordinary skill in the pertinent art at the time of the applicant's invention would have recognized that restarting the inactive processor to an idle state when it is not in use would save power.

7. As per claim 2:

The processor system according to claim 1, wherein the connection unit includes a crossbar switch (column 4, lines 64-67; column 5, lines 1-8).

8. As per claim 3:

The processor system according to claim 1, wherein the connection unit includes a common bus (column 4, lines 24-39).

9. As per claim 7:

The processor system according to claim 1, wherein the built-in processor and the external bus interface are connected through a bus common to the connection unit (column 4, lines 64-67; column 5, lines 1-8; Figure 3).

10. As per claim 8:

The processor system according to claim 1, wherein the built-in processor and the external processor use in common programs stored in memory controlled by the memory controller (column 4, lines 9-15; column 4, lines 49-50; column 2, lines 24-28) (Since the EMCPU and EXCPU use the same common memory that is controlled by the DMA controller and the EMPCU acts as the EXCPU's I/O controller when the EXCPU is present, that means that the EXCPU has to perform the actions that the EMCPU normally performs when the EXPCU is not present. Therefore they perform common programs.).

11. As per claim 9:

The processor system according to claim 1, further comprising:

an image data transfer bus connected with the connection unit (column 4, lines 2-5); and

an image output device interface or an image input device interface connected with the image data transfer bus on the semiconductor substrate (column 3, lines 66-67; column 4, lines 1-2).

12. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Booker et al. as applied to claim 1 in view of Ozcelik et al. (US Patent 6,041,400).

13. As per claim 4:

Booker et al. do not teach a second built-in processor connected to the connection unit on the semiconductor substrate. Ozcelik et al. do (Ozcelik et al.: Figure 3, item 62).

Both Ozcelik et al. and Booker et al. teach embedded systems for controlling a television (Booker et al.: column 3, lines 27-29) (Ozcelik et al.: column 5, lines 60-63).

Ozcelik et al. comment that using multiple cores significantly reduces the complexity of the OS (Ozcelik et al.: column 3, lines 33-37).

Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that applying Ozcelik's multiple cores to Booker et al. would reduce the complexity of the OS.

Response to Arguments

14. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

15. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan P. Fiegle whose telephone number is 571-272-5534. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ryan P Fiegle
Examiner
Art Unit 2183



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100